Abstract-Test set compaction for combinational circuits is studied in this paper. Two active compaction methods based on essential faults are developed to reduce a given test set. The special feature is that the given test set will be adaptly renewed to increase the chance of compaction. In the first method, forced pair-merging, pairs of patterns are merged by modifying their incompatible specified bits without sacrificing the original fault coverage. The other method, essential fault pruning, achieves further compaction from removal of a pattern by modifying other patterns of the test set to detect the essential faults of the target pattern. With these two developed methods, the compacted test size on the ISCAS '85 benchmark circuits is smaller than that of COMPACTEST by more than 20%, and 12% smaller than that by ROTCOSCOMPACTEST.
I. INTRODUCTION UTOMATIC test pattern generation for digital circuits
A has been extensively investigated. Most of these efforts concentrate on how to efficiently generate a complete test set for the given circuit without specifically considering the size of the test set. The test set size, however, is directly proportional to the cost and time of test application, which may involve more than thousands of chips. This test efficiency problem is especially acute in the scan-designed circuits, for which each test pattern must be scanned in before being actually applied. Clearly, a compact test set is highly desirable for economical testing even with the extra test set reduction process. Furthermore, a compact test set also results in a smaller demand for buffers in ATE as well as less hardware overhead in an IC with in-chip test storage.
Although the ideal goal of test compaction is to obtain the minimal test set, its computation is unfortunately not feasible because the complexity of calculating the minimum number of tests required to detect all single stuck-at faults in an irredundant combinational circuit has already been proven to be NP-hard 151. Various heuristic methods for test set compaction have thus been proposed [ 11-[4] 
A. Compaction During Test Generation
The key idea of compaction during test generation is that if the fault coverage of each test pattern is maximized during test generation, then the total number of patterns can be reduced [ 11-131, 161-[8] , [ 161. In dynamic compaction 131, the current generated pattern is used as constraints at primary inputs, and the next target fault is carefully selected such that a test pattern can be generated under the constraints. In [l] , maximal compaction, an enhancement of dynamic compaction, is proposed to assign as many don't care bits as possible in the test pattern before aiming at the next target fault. Thus, the possibility of the current pattern detecting the next fault may be greatly increased. To further increase the fault coverage of a generated pattern, several heuristics have also been developed to activate as many sentization paths as possible during test generation for detection of additional undetected faults [I] , [2] . In addition to the above considerations, their compaction results are also affected by the order of target faults. In [6] , the concept of compatible fault set is proposed to determine the order of target faults and has been successfully applied in [l] , [16] . Because all faults in a compatible fault set can be potentially detected by a single test pattern, the next target fault is selected in the same compatible fault set. The generated test sets of [ 11, [ 161, although smaller than those of other methods, are still not quite close to the known lower bound. Another method involving the computation of compatible fault set is proposed in 171. By first calculating the independence of each pair of faults, faults are partitioned into sets such that all faults in each set can be detected by a single pattern. For ISCAS '85 benchmark [12] , the generated test sets of [7] are very compact; however, only the results on these smaller circuits were reported.
Conceptually, the effectiveness of these methods is restricted by the inherent target-fault based mechanism, i.e., compaction is achieved by generating a pattern for a chosen fault and then enhancing the fault coverage of the generated pattern. However, each pattern generated with as many detected faults as possible does not necessarily imply a compact test set since these faults may be easily detected in the subsequent patterns. On the other hand, post-generation compaction has more global information to choose the patterns to be compacted. The post-generation compaction approach will be discussed next.
B. Post-Generation Compaction
In this approach, a given test set is used as the starting point to perform compaction. Most methods belonging to this approach either remove patterns in the test set by fault covering methods such as partial fault table construction [4] and reverse order fault simulation 141, [lo] , or merge patterns by static compaction [3] which takes advantage of the unspecified bits in the patterns. However, whether compaction by fault covering methods or static compaction, the patterns in the given set are not modified or are only passively modified, that is, only unspecified bits in patterns can be modified. As 0278-0070/95504.00 C 1995 IEEE a result, for a highly incompatible test set, static compaction achieves little reduction. Similarly, if each pattern in a test set has at least an essential fault (i.e., an irredundant test set), the fault covering method and its variations would not compact the test set. In [ 141, the genetic algorithm combined with heuristic covering is used for compaction. Beginning with a set of given test sets and then randomly interchanging parts of them or adding new patterns to each test set, after several generations, under the control of a fitness measure, a more compact test set may be generated. The algorithm is more suitable for randomly generated test sets, and the reported result is less compact than that in [l] . Recently, a reverse order test compaction technique, ROTCO [ 151, has been proposed. In ROTCO, to remove as many unnecessary patterns as possible, those bits, which are originally unspecified and have been randomly assigned values to detect additional faults, are reassigned by heuristics. The modification of these test patterns will be proceeded reversely according to their generation order. Thus, the dependency of compaction results on the given test set can be alleviated. However, because the modifications to test patterns are restricted on these originally unspecified bits, this may limit its compaction effectiveness.
In this paper, with the aim of generating more compact test sets, post-generation test set compaction for combinational circuits is studied. To achieve compaction deterministically, two active compaction methods, forced pair-merging and essential fault pruning, are developed. The special feature of the proposed methods is that, during test compaction, the patterns in the given test set will be adaptly modified or even renewed to increase the chance of compaction. In forced pair-merging, two incompatible test patterns are merged by modifying their incompatible bits without sacrificing the original fault coverage. The other method, essential fault pruning, achieves further compaction by removing a pattern by modifying other patterns of the test set to detect the essential faults of the target pattern. By these active compaction methods, compaction for an incompatible and irredundant test set becomes possible. Furthermore, the dependency of compaction results on the given test set can be significantly reduced.
To show the effectiveness and robustness of the proposed techniques, two groups of test sets of ISCAS '85 combinational benchmark circuits [ 121, which are generated by two different test generators, are used as the starting test sets. The compacted test size is smaller than that of COMPACTEST [l] by more than 20%, and 12% closer to the established lower bound than that of ROTCOfCOMPACTEST [15] . Totally, our results are only 20% greater than the lower bound. Furthermore, the difference between these two groups of compacted test sets is only 2. This shows the robustness of our methods.
The remainder of the paper is organized as follows: Sections I1 and I11 introduce the details of forced pair-merging and essential fault pruning, respectively. In Section IV, some special considerations on the computation efficiency of proposed techniques are provided. Section V discusses the computed lower bound of the minimum test size. The experimental results are given in Section VI. Section VI1 provides the conclusions.
FORCED PAIR-MERGING (FPM)
Given a test set T with single stuck-at fault coverage FCT for a combinational circuit, the compaction problem can be formulated as to find another test set, T * , for the same circuit such that F C p 2 FCT and IT* I 5 17'1. In practice, IT* I < IT1 to be worthwhile. Note that in the above statement, there is no constraint on the individual fault coverage of each pattern and the pattern proximity between T and T*.
From the earlier discussion, it can be seen that passive compaction techniques will restrain the searching space of possible compactions. For example, the fault covering method unnecessarily keeps the fault coverage of individual patterns intact; and passive pair merging allows only the fault coverage of individual patterns to be increased by assigning values to the unspecified bits. While it appears sensible not to compromise the individual fault coverage of each pattern, one should also note that the covered faults of patterns are highly overlapped, and that a large proportion of faults is detected by more than one pattern. Therefore, the important thing is to retain the overall fault coverage of the test set but not the individual fault coverage of each pattern. One can exploit this observation by concentrating on the essential faults whose detection depends only on a particular pattern.
Two methods, forced pair-merging (FPM) and essential fault pruning (EFP), are proposed based on this observation. Forced pair-merging and the concept of essential faults will be described in the following subsections and essential fault pruning will be discussed in the next section.
A. Essential Faults
First we will introduce some terminologies. Given the fault list F of a circuit and a test set T for F , the set of faults detectable by a pattern t in T is denoted by DET(t). The essential faults of t, ESS(t) , are the set of faults which can be detected by t only but not by any other pattern in T .
Evidently, ESS(t) is contained in DET(t) and DET(t)
F .
The potential essential faults of a set of patterns P T , PESS(P) , is the set of faults that can be detected by all patterns in P but not by other patterns in T . For example, given F = {fl, f 2 , f3, f 4 , f 5 ) and T = {tl, t2, t3}, if DET(t1) = then PESS({tl,t2}) = (f3) and PESS({tl,t3}) = ( f 5 ) . Two test patterns, t l and t2, are said to be compatible if, for each pair of the corresponding bits in t l and t2, 1) they have the same logic values or 2) at least one of them is "X" (don't care or unspecified value). For example, t l = (010X) and t 2 = ( 0 x 0 0 ) are compatible. In static compaction [3] , the reduction of a test set is achieved by merging two compatible patterns into a new pattern. Obviously, the success of static compaction is heavily dependent on the number of unspecified bits of test patterns. However, in the modem test generation system, when a test pattern is generated, the unspecified bits are usually randomly or heuristically assigned "1" or "0' to increase its fault coverage and to reduce the total test generation time. For such a test set, the compatibility among patterns is quite poor in { f l , f3, f5}, DET(t2) = (f2, f3} and DET(t3) = (f4, f5}, general, and static compaction can achieve little reduction on the test set.
To increase the compatibility among patterns so that the test set can be further reduced without sacrificing overall fault coverage, an active compaction technique, forced pair-merging, is proposed here. In forced pair-merging, an incompatible pair of patterns is modified in such a way that the modified pair become compatible and still detect the essential and potential essential faults of the original pair. If the process is successful, then the modified pair of patterns can be merged into one pattern, and the test set is reduced. To achieve this goal, the incompatible bits of a given pair of patterns are made to be compatible by raising the corresponding bits in one of the patterns. To raise a bit in a pattern is to change the bit value from the specified value ("0' or "1") to the unspecified value ("X"). If all the incompatible bits are raised and thus become compatible, then the two patterns can be merged. For example, if two incompatible patterns, (0101) and (OOOO), can be raised to be (0x01) and (OOOX), respectively, they can be merged into (OOO1). However, the modification on the test set must not reduce the overall fault coverage of the original test set. In this work, the following observation is used as the basis for raising specified bits and simultaneously preserving the fault coverage of the test set.
has at least the same fault coverage as T .
Obviously, t is a trivial solution of t'. And, because the smallest DET(t') is ESS(t) and ESS(t) DET(t), it is
possible to generate a t' by assigning some specified bits of t to "X." For example, for a test pattern t = (0011) with DET(t) = { f l , f 2 , f 3 } and ESS(t) = {fl}. f l may still be detected by t when the last two bits of t are assigned to "X." If this is the case, t' can be (OOXX), and the overall fault coverage is at least kept intact. Note that the resultant t' has more X's and therefore greater chance of being merged with other patterns. The algorithm of FPM in the following subsection will exploit such opportunities.
B. FPM Algorithm
The algorithm of forced pair-merging is shown in Fig. 1 . In the FPM algorithm, raising a bit of a pattern is the basic operation. Based on Observation 1, the algorithm of bit raising is shown in Fig. l(a) and described below. For a test pattern t , ruisebit(t,b) tries to set the bth bit of t to "X" while preserving the coverage of ESS(t). Although this step can be accomplished with the help of a fault simulator, we devise a more efficient technique to employ a modified logic simulator which will be described in Section IV.
The operation of the FPM algorithm shown in Fig. l (b) then can be described as follows. FPM is carried out in a greedy way on a given test set T . It takes the first pattern from T as a seed pattern, say t l , and raises t l as far as possible, so as to have the most X's while being still able to detect ESS(t1). Then, for each of the remaining patterns, say t2, it tries to raise those bits of t2 which are incompatible with the raised tl. If the process succeeds. the pair is merged into a new pattern which will replace t l as the seed pattern. T is then updated by discarding t2. Otherwise, the raised t l remains intact, and another pattern is selected as a candidate to merge with t l .
After trying all the remaining patterns in T , the resultant t l is then moved from T to the originally empty set T'. The above process continues iteratively for the shrunk T until it becomes empty. The resultant T' is then the reduced test set with fault coverage no less than the original one. For the earlier example, to merge t l = (0101) and t 2 =(OOOO), the possible merging process in FPM is as follows. Initially, t l is raised and becomes (OXX1). Then, because the last bit of t2 is still incompatible with the raised t l , t2 is modified to (OOOX). Finally, t l and t2 become compatible and can be merged into (0001). It is worth noting that, to merge t l and t2, the merged pattern must be made sure to detect not only ESS(t1) UESS(t2) but also PESS({tl,t2}) in order to preserve the original fault coverage. To accomplish this, PESS({tl, t 2 } ) is combined into ESS(t2) before calling raisebit() for t2 in the algorithm.
The forced pair-merging method can be also seen as the modification of one pattern to cover the essential faults of another pattern. A generalization of this method, essential fault pruning, to further reduce a test set is to be described in the next section.
ESSENTIAL FAULT PRUNING (EFP)
In this section, the Essential Fault Pruning (EFP) method to reduce a given test set will be described. EFP is more general and more effective than forced pair-merging but also more time-consuming.
A. Principles
The essential fault pruning method is a generalization of forced pair-merging in the sense that for a given pattern t , EFP tries to actively modify the rest of the test set to detect those essential faults o f t . If this is possible, t can be removed, and the test set will be reduced. Since, in EFP, ESS(t) is now to be detected not by a single modified pattern as in FPM but by the whole remaining modified test set, there are evidently more chances of success in further reducing the test set.
In EFP, to see whether a pattern t can be removed, an attempt is made to detect each of its essential faults by modifying another pattern. An essential fault of t is said to be pruned if it becomes detected by another pattern after the modification. If all essential faults o f t are pruned, the pattern can be removed from the test set readily.
The above operation of modifying another pattern, say t', to further detect an additional fault f in ESS(t) is basically achieved by generating a pattern t" such that DET(t") 2 (DET( t') U { f }). Note that, from Observation 1, DET( t') can be replaced by a smaller set, ESS(t') U PESS({t,t'}). In our implementation, multiple target faults test generation (MFTG) is used to check the existence of such a pattern. For a set of target faults, MITG finds a test pattern to simultaneously detect all faults in the set. The details of our MFTG will be described in the next subsection.
The EFP algorithm shown in Fig. 2 
B. Multiple Target Fault Test Generation
Our MFTG algorithm consists of two phases. In the first phase, the pattern to detect the extra fault is first raised as far as possible while still detecting its essential faults and the corresponding potential essential faults. Then the raised pattern is used to generate a new pattern to detect the extra fault while keeping its specified bits intact. Since the raised pattern has already detected its essential faults, the new pattern, if the generation succeeds, will detect these essential faults as well as the extra fault. Thus, the test generation time for the essential faults can be eliminated in this phase. However, because the generated pattern is constrained by the raised pattern, it is less effective than the second phase.
The second phase employs the unique value assignment technique proposed in [7] for MFTG. In this phase, the uniquely (necessarily) determined values of each target fault are found first. If all the unique values are consistent, then these unique values are assigned to the circuit as constraints of the later test generation. In this phase, the original pattern of each target fault is essentially discarded, and a new pattern with the desirable fault coverage is generated. The effectiveness of this phase is the most powerful but also the most costly. Hence, the second phase is employed only when all others fail.
IV. COMPUTATION EFFICIENCY CONSIDERATIONS
The proposed active compaction methods are computation intensive. In this section, various techniques are developed to achieve effectiveness as well as efficiency in the compaction process. Two such useful techniques will be described below.
A. Pattern-Raising with Logic Simulation
One of the basic operations in FPM and EFP is to determine whether a certain bit of a pattern can be raised from the specified one to the unspecified one while keeping the essential faults detected. This patfern-raising operation evidently can be accomplished by a fault simulator. However, due to the large number of operations, proportional to the product of patterns and bits during compaction, even an efficient fault simulator takes a dominant portion of CPU time. To speed up the process, a pattern-raising technique is developed to employ a modified logic simulator in most cases; efficiency can thereby be improved.
The underlying principle of pattern-raising with logic simulation is described below. In raising a pattern, a bit can only be changed from a specified one to the unspecified "X."
This fact results in internal lines as well as primary outputs changing values only from specified ones to X ' s or remaining intact. Consequently, the detectable fault set of the pattern shrinks with each step of pattern-raising since the lines become more unspecified. This can be summarized in the following observation.
Observation 2: When raising a pattern, the value of each line in the circuit can only be changed from a specified value to "X," and moreover, a fault can only become an undetected one from a detected one.
To take advantage of the above observation, when raising a pattern t, a modified logic simulation is developed to monitor the detectability of faults in ESS(t). 
To check condition (1) by logic simulation, the necessarily specijed lines defined below are employed. The necessarily specified lines are strongly related to the sensitization paths.
Given a pattern t , a sensitization path of a fault f E DET(t) is a set of lines by which the fault effect can be propagated from the fault site to a primary output. The 08-path lines are those fanin lines of gates on the sensitization paths excluding those lines already in the sensitization paths. In other words, these lines facilitate the propagation of the fault effect to primary outputs. Then, the necessarily specified lines can be defined by means of off-path lines.
Dejnition (Necessarily Specified Line, NSL):
For a fault f detected by a pattern t , the necessarily specified lines of f to the primary output Poi under t , NSLi(t, f), are composed of the line at the fault site and those off-path lines of all sentization paths from the fault site to the primary output Poi, where PO, is in FPO(t.f).
Evidently, during raising, each line in NSLi(t! f) must retain its specified value to propagate the fault effect of f to the primary output PO,. This is because all sensitization paths to Poi must converge at PO;; therefore an unspecified value occumng at any line in NSLi(t, f) will render the corresponding and, hence, all sensitization paths to Poi invalid.
Thus, if any line in NSLi(t. f) becomes "X" when raising t to t', FPO(t'.f) can be computed by removing Poi from FPO(t.f). Also, if F"O(t',f) = {} and f E ESS(t), then t can not be raised to t'.
The proposed pattern-raising algorithm with logic simulation is described in Fig. 3 . After applying the preprocessing routine, NSLgrepocessing(), to collect the information of NSL's of each fault f in ESS(t), the pattern-raising for pattern t is performed bit by bit. To raise a bit of t. a logic event is created at the corresponding primary input. Then NSL_logicsirn() is activated by the event, which is similar to traditional logic simulation except that, each time an event occurs at a gate output whose fanout lines belong to NSL's the P O ' s of these corresponding faults of the NSL's will be updated. If the IFPOI of any fault in ESS(t) becomes zero due to the event at PI, the pattern can not be raised at the bit.
However, satisfying the NSL's of a fault in a good circuit is necessary but not suficient to ensure the detectability o f f because, during raising, the specified values of NSL's may be contributed from the fault site. For example, in Fig. 4 , the NSL's of the fault, line e stuck-at-1, are { e , u , j } and its sensitization path is denoted by heavy lines. When raising the bit at line d, line j still has the specified value "1" that is contributed from fault site e. However, the sensitization path of the fault has been invalidated because line j should be 'X'
NSL-ratsing(t) /* pattm-raising by NSL-bgrclrim */ t apply t to the circuit ; NSL.preproeessing(t) ; /* colkct necessarily specified lines */ NSL-raising. in the faulty circuit. Therefore, at the end of the raising process, the detectability of ESS(t) by the raised pattern t' is checked by fault simulation. Note that fault simulation is performed only once for the process but not for each bit-raising. If the check fails, the pattern is reraised with fault simulation. Table I shows the effectiveness of the proposed raising technique (NSL-raising). For the test sets of the ten benchmark circuits generated by a PODEM-based ATPG, in comparison with raising by fault simulation (FSM-raising), over 50% of CPU time can be reduced by the NSL-raising method. For some circuits, such as cl355 and c6288, NSL-raising is not effective. This is because the test patterns of these circuits are hard-to-raise; i.e., only a few bits of these patterns can be raised, and the failure of raising a bit for a pattern can be more easily checked with fault simulation. This situation can be remedied by checking the ratio of total essential faults over patterns. If the ratio is large, this means these patterns are more hard-to-raise and it is more desirable to use fault simulation for raising. The third column #NSL/#FAIL shows the total number of calls of NSL-raising (#NSL) and the number of pattern-raising that fails in NSL-raising (#FAIL). From the ratio, only 4% of pattern-raising using NSL-raising needs to be reraised by FSM-raising. In addition, it is worth noting that the extra memory used in NSL-raising are bounded in 100 kE3ytes as shown in the fourth column.
B. Application of Independence Graph in EFP and FPM
In both FPM and EFP, another common operation is to determine whether a fault f along with some other considered faults can be detected by a single pattern or not. In EFP, the number of such operations is approximately proportional to the number of total essential faults times the number of patterns. However, some of the operations are not necessary because certain faults, such as s-a-0 and s-a-1 of the same line, obviously can not be detected by a single pattern. A set of faults which can not be detected by a single pattern In our application, the independence graph is used to reduce the redundant compaction process, i.e., the unnecessary calls in FPM and EFP. In FPM, we need to determine whether or not a pattern exists to detect ESS(t1) uESS(t2) UPESS((t1, t 2 ) ) where t l and t 2 are two patterns to be merged. If a fault, f l , in ESS(t1) and a fault, f2, in ESS(t2) are independent, FPM on t l and t2 is known beforehand to fail and the futile try can be avoided. In other words (3fl E ESS(t1))(3f2 E ESS(t2))(indep(fl, f2)) yFPM(t1, t 2 ) .
( 2 )
In ( 2 ) , indep(f1. f2) is a function that returns true if faults f l and f 2 are independent and otherwise returns false. The value of indep(f1, fa) can be easily found in the independence graph. In EFP, similar to FPM, the independence relationships can be used to eliminate unnecessary operations as well. To prune a fault f by a pattern t, there must not exist any fault f' in ESS(t) such that f' and f are independent. Therefore, the necessary condition of successfully pruning f by t (denoted
In addition, the degree of independence of a fault f from the essential faults of other patterns is used as an indicator of hardness to be covered in the other patterns. The degree of independence, called the mobility of the fault, is defined as follows.
Dejnition (Mobility of a Fault):
Given a test set T , the mobility of a fault f in T , MOBT (f), is the number of patterns in T which f is not independent of any essential faults of these patterns. Evidently, a fault f with M O B T (~) equal to zero can not be successfully detected by modifying T without sacrificing overall fault coverage. The mobility can be easily computed from the independence graph. To maximize the chance of compaction in essential fault pruning, the essential faults of the target pattern are pruned by other patterns with least mobility first. Furthermore, this arrangement can terminate a failed pruning process as early as possible because hard-to-prune faults are tried first.
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Although the independence graph is very useful, constructing a complete independence graph is extremely complex. The complexity is reduced in our implementation by two ways. First, only the simpler independence relations are established. These independence relations are found by examining the conflicting unique values as reported in [6] , [7] . Second, the independence graph is constructed in a demand-driven way. Only those required during compaction are constructed. Thus, the graph size and the time for independence relation computation can be significantly reduced. From our experiments, on average, only 22% of total faults are included in the partially constructed independence graph. Table I1 shows the efficiency improvement by using the independence graph in FPM and EFP. The #FPM(NVI) column are the numbers of calls in FPM for merging incompatible patterns without and with independence graph construction. Similarly, the #MFTG(NI/I) column lists the reduction of MFTG calls in EFP by the independence relation check and mobility computation. From the reduction ratio, it can be seen that over 50% of FPM and MFTG calls can be saved. Moreover, as shown in the TIME(NI/I) column, more than 30% of the CPU time is saved by independence graph construction.
v. LOWER BOUND ESTIMATION OF MINIMUM TEST SIZE
The effectiveness of a test set compaction method can be best measured by the size of the minimum test set (MTS), the computation of which, unfortunately, is NP-hard [5] . Nevertheless, an estimate of the lower bound on MTS can still help us to qualify the result of test set compaction. The computation of the lower bound of MTS has been studied in [6], [7] by finding the maximal clique of the independence graph. As described in Section IV-B, the nodes in the independence graph are all the considered faults, and there is an edge between two nodes if their corresponding faults are independent. The maximal clique in the independence graph is then the set of faults which can only be detected by distinct test patterns. Consequently, its size is an estimated lower bound of MTS, and in general it is smaller than MTS. In our computation of the lower bound of MTS, the construction of the independence graph is similar to that in [6] . [7] . However, in finding the maximal clique, several different heuristics have been used. The heuristics include rutidom. exhaustive-seed, and ESS-seed. The exhaustive-seed heuristic sequentially puts each fault to the clique as the first element(seed), and then tries to add other faults to the clique. The ESS-seed method is based on the heuristic that, for a compact test set, faults belonging to the essential faults of different test patterns are highly independent. Therefore, in this method, first the essential faults of each test pattern are collected in a set. Then, all the maximal cliques in this essential fault set are identified. Finally, the largest one is used as the seed-clique, and processes like exhaustive-seed will be carried out to enlarge the seed-clique. By means of these heuristics, the largest clique is then the chosen lower bound. The computed lower bounds for the ISCAS '85 benchmark circuits are shown in Table 111 together with those reported in [7] . Our computed bounds are greater by 24% on average.
It is worth noting that even the true size of the maximum clique in the independence graph is not necessarily the greatest lower bound of MTS. First, from the independence graph G, the minimum chromatic number of G (denoted as MIN-COLOR(G)) with adjacent nodes of different colors is a theoretically tighter lower bound than that from the maximum clique. However, because the computation of the minimum chromatic number of a large graph is complex and an approximate coloring may overestimate the chromatic number (the lower bound), finding the lower bound from MIN-COLOR(G) is not practical. Secondly, MIN-COLOR(G) is still not equivalent to MTS because nodes (faults) painted with the same color may not be detected by a single test pattern simultaneously. The size relationship among the compacted test size (CTS), minimum test size (MTS), minimum chromatic number of G (MIN-COLOR(G)), and maximum clique of G (MAX-CLIQUE(G)) can then be shown as follows: Given the above facts, the comparison of the compacted test set size and the lower bound computed from maximal cliques indicates a well-compacted set when its size is equal to or very close to the computed lower bound.
VI. EXPERIMENTAL RESULTS
A Test Set Compaction (TSC) system has been implemented on SUN4 SPARC-2. In TSC, first the fault table is constructed from the given test set, a heuristic covering is performed for precompaction and the essential faults of each pattern are identified. Then, forced pair-merging and essential fault pruning are performed sequentially.
The 10 In Table IV , the compaction results of TSC starting from the test sets generated by the PODEM-based ATPG are shown. The PODEM-START column lists the size of these original test sets. The other columns show the results at the end of each compaction step. It can be seen from the reduction ratio [hat TSC reduces more than one half, 55%, test patterns from the original sets on average. In these test sets, all the bits of test patterns are specified and static compaction will achieve no reduction. As for the fault covering methods, the gain of heuristic covering is only 13% and 4% in Tables IV and V, respectively. Furthermore, for the more compacted starting test sets in Table V , the effectiveness of the heuristic covering decreases significantly, from 13% to 4%. Therefore, in terms of effectiveness, FPM and EFP are clearly superior to static compaction and fault covering methods.
On the test compaction results in Table VI , based on the established lower bound, we compare TSC with the wellknown compaction-during-generation system, COMPACTEST [ 11, and an efficient post-generation compaction tool, ROTCO [15] . The lower bound in the LB column are the same as those in Table 111 . Note that, as discussed in the previous section, these are the estimated lower bounds which may be lower than the minimal size. In the MIN-CFT column, the best results reported in [ 11 are shown. The compaction results of ROTCO starting from the test sets of COMPACTEST are listed in the ROTCO+CPT column. Columns 5 to 7 show the results of TSC on the test sets of PODEM, TEGAR and COMPACTEST, respectively. The results in the three columns are obtained with backtrack limit 50 in MFTG. From Table VI , it can be seen that except c6288 in the 6th column, all the results of TSC are superior or equivalent to those of COMPACTEST. As shown in the RATIO row, our test sets are 22% (= 1.40-1.18) closer to the lower bound than those generated by COMPACTEST. In comparison with ROTCO, for the same starting test set, 12% more improvement can be achieved by TSC. Totally, the test sets of TSC are only greater than the lower bound by 18% with MFTG backtrack limit 50. When the backtrack limit is raised to 1O00, as shown in the 8th to 10th column, the test size of c499 and cl355 achieves the lower bound. The overall improvement nevertheless is small, 16% larger than LB. Since running TSC with backtrack limit lo00 takes far more CPU Table VI1 shows the CPU time of TSC on the 10 examples with starting test sets from PODEM, TEGAR, and COM-PACTEST, respectively. The CPU-time of ROTCO on the test sets of COMPACTEST is also listed in the last column for comparison. From Table VII , it can be seen that the efficiency of TSC is related to the size of the circuit under test as well as the initial test size. The dependence on the initial test size can be seen in forced-pair merging. In the worst case, the number of FPM calls is equal to the number of pattern pairs, p ( p -1 ) / 2 , where p is the initial test size. Similarly, in essential fault pruning, the number of MFTG calls is at worst proportional to p ( p -1). In reality, however, the relation is closer to linear for these larger circuits. For example, for the three starting test sets of c7522 with 87, 150, and 272 test patterns, TSC spends 994, 1324, and 1932 s, respectively. The required CPU time of TSC is much longer than that of ROTCO and also greater than that in compaction-during-test-generation [ 11, [ 161. However, since the test sets by TSC are more compact, the invested CPU time in compaction would be well repaid in the test application stage when thousands of chips are tested.
The extra memory requirements of TSC are mainly due to the construction of the fault table and the partial independence graph. Based on the link-list implementation, the number of nodes in the fault table will be proportional to p*f,, where p is the test size and fv is the average number of detected faults of a pattern. For a medium-size circuit such as c7552 with p = 272 and f v = 128 1, the fault table occupies about 348 OOO nodes, which is well within the capacity of a workstation. For the partial independence graph, the number of nodes is about equal to 2 * e , where e is the number of independence relations among the considered faults during compaction. Recall that, as shown in Section IV-B, the considered faults are only 22% of the total faults on average. For ~7 5 5 2 , the considered faults are 1147 out of 7417 detectable faults and the independence graph consumes 108 K nodes which are less than these of the fault table. In summary, the efficiency of TSC can be improved when the initial test set is first reduced by simpler but faster compaction methods such as [15] .
VII. CONCLUSION
Test set compaction for combinational circuits has been studied in this paper. Two active modification methods have been developed to reduce the size of a given test set. One is forced pair-merging, which enhances the compactability of a pair of patterns by modifying the incompatible specified bits without sacrificing the original fault coverage. The other is essential fault pruning, which removes a pattern by modifying other patterns of the test set to detect the essential faults of the target pattern. The evaluation on the ten ISCAS '85 benchmark circuits has demonstrated the effectiveness of these two methods. A reduction ratio of 55% has been achieved on the test sets generated by a PODEM-based ATPG. The compacted test size is smaller than that of COMPACTEST [ l ] by more than 20%, and 12% smaller than that by ROTCO+COMPACTEST Moreover, to further qualify the result of compaction, the lower bound of the minimum test size has also been estimated. As pointed out in Section V, the actual size of the minimum test set may be significantly greater than these estimated lower bounds. Nevertheless, our resultant test size is only about 20% larger than the established lower bound.
To be within a reasonable running time, currently, the application of TSC is restricted to the medium-size circuits with the largest being ~7 5 5 2 .
As discussed in the last section, the computation efficiency of TSC is strongly related to the size of the given test set as well as circuit size. Therefore, there are two possible ways to extend it to the application of larger circuits. One way is to firstly reduce the initial test size for TSC by another less effective but simpler compactor and thereby, to increase the TSC compaction efficiency. Another way is to partition the test set into a number of smaller pattern sets, and then perform TSC for each subset rather than for the entire set. In such a divide-and-conquer way, the efficiency of TSC can be significantly improved and the memory requirement for fault table construction can also be greatly reduced. The compaction effectiveness however may suffer. In addition to the above two methods, we believe that a better implementation of TSC, especially on the MFTG (multiple target faults test generation), will also significantly improve its efficiency. ~5 1 .
